

OP-QSFP28-PSM4

100Gbs QSFP28 PSM4 2km MPO DDM

Features

- Four-channel full-duplex transceiver modules
- Transmission data rate up to 25Gbit/s per channel
- Up to 2km transmission of single mode fiber
- Low power consumption <3.5W
- Operating case temperature 0°C to +70°C
- 3.3V power supply voltage
- RoHS 6 compliant
- Hot Pluggable QSFP28 form factor
- Single MPO connector receptacle
- Built-in digital diagnostic function



Applications

- 100G Ethernet
- ITU-T OTU4

Description

The OP-QSFP28-PSM4 is a Four-Channel, Pluggable, Parallel, Fiber-Optic QSFP28 Transceiver for 100G Ethernet Applications. The QSFP28 full-duplex optical module offers 4 independent transmit and receive channels, each capable of 26Gbps operation for an aggregate data rate of 104Gbps 2km using single mode fiber. These modules are designed to operate over single mode fiber systems using 1310nm DFB laser array. An optical fiber ribbon cable with an MPO/MTP™ connector can be plugged into the QSFP28 module receptacle. QSFP28 PSM4 is one kind of parallel transceiver which provides increased port density and total system cost savings.

Absolute Maximum Ratings

The operation in excess of any absolute maximum ratings might cause permanent damage to this module.

Parameter	Symbol	Min	Max	Unit	Note
Storage Temperature	TST	-40	85	degC	
Relative Humidity(non-condensing)	RH	0	85	%	
Operating Case Temperature	TOPC	0	70	degC	
Supply Voltage	VCC	-0.3	3.6	V	
Input Voltage	Vin	-0.3	Vcc+0.3	V	

Recommended Operating Conditions and Supply Requirements

Parameter	Symbol	Min	Typical	Max	Unit
Operating Case Temperature	TOPC	0		70	degC
Power Supply Voltage	VCC	3.13	3.3	3.47	V
Power Consumption		-		3.5	W
Data Rate	DR		25.78125		Gbps
Data Speed Tolerance	Δ DR	-100		+100	ppm
Link Distance with G.652	D	0		2	km

Optical Characteristics

All parameters are specified under the recommended operating conditions with PRBS31 data pattern unless otherwise specified.

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Transmitter						
Center Wavelength	λ_C	1295	1310	1325	nm	1
RMS Spectral Width	λ_{rms}	-		3.5	nm	1
Average Launch Power, each lane	PAVG	-5	-0.5	+2.5	dBm	
Optical Modulation Amplitude (OMA)	POMA	-5	-0.5	+2.5	dBm	1
Difference in Launch Power between any two lanes	Ptx,diff			5.0	dB	
Launch Power in OMA minus Transmitter and Dispersion Penalty (TDP), each Lane	OMA-TDP	-2.3			dBm	1

Rise/Fall Time	Tr/Tf			30	ps	
Extinction Ratio	ER	3.5			dB	
Relative Intensity Noise	Rin			-128	dB/Hz	
Optical Return Loss Tolerance	TOL			11.9	dB	
Transmitter Reflectance	RT			-12	dB	
Transmitter Eye Mask Margin	EMM	10			%	2
Average Launch Power OFF Transmitter, each Lane	Poff			-30	dBm	
Transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}		{0.2, 3, 0.34, 0.43, 0.26, 0.36, 0.4}				
Parameter	Symbol	Min	Typical	Max	Unit	Notes
Receiver						
Center Wavelength	λ_C	1290	1310	1330	nm	
Damage Threshold	THd	+3			dBm	
Overload, each lane	OVL	+2			dBm	
Receiver Sensitivity in OMA, each Lane	SEN			-8.6	dBm	3
Signal Loss Assert Threshold	LOSA	-30			dBm	
Signal Loss Deassert Threshold	LOSD			-15	dBm	
LOS Hysteresis	LOSH	0.5		6	dB	
Optical Return Loss	ORL			-12	dBm	

Notes:

1. Transmitter wavelength, RMS spectral width and power need to meet the OMA minus TDP specs to guarantee link performance.
2. The eye diagram is tested with 1000 waveform.
3. Measured with conformance test signal at receiver input for BER = 1×10^{-12} .

Electrical Specifications

Parameter	Symbol	Min	Typical	Max	Unit
Differential input impedance	Zin	90	100	110	ohm
Differential Output impedance	Zout	90	100	110	ohm
Differential input voltage amplitude	ΔV_{in}	300		1100	mVp-p
Differential output voltage amplitude	ΔV_{out}	500		800	mVp-p
Bit Error Rate	BR			E-12	
Input Logic Level High	V _{IH}	2.0		V _{CC}	V
Input Logic Level Low	V _{IL}	0		0.8	V
Output Logic Level High	V _{OH}	V _{CC} -0.5		V _{CC}	V
Output Logic Level Low	V _{OL}	0		0.4	V


Pin Descriptions

PIN	Logic	Symbol	Name/Description	Note
1		GND	Ground	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	
3	CML-I	Tx2p	Transmitter Non-Inverted Data output	
4		GND	Ground	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	
6	CML-I	Tx4p	Transmitter Non-Inverted Data output	
7		GND	Ground	1
8	LVTLL-I	ModSelL	Module Select	
9	LVTLL-I	ResetL	Module Reset	
10		VccRx	+ 3.3V Power Supply Receiver	2
11	LVC MOS-I/O	SCL	2-Wire Serial Interface Clock	
12	LVC MOS-I/O	SDA	2-Wire Serial Interface Data	
13		GND	Ground	
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	
15	CML-O	Rx3n	Receiver Inverted Data Output	
16		GND	Ground	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	
18	CML-O	Rx1n	Receiver Inverted Data Output	
19		GND	Ground	1
20		GND	Ground	1
21	CML-O	Rx2n	Receiver Inverted Data Output	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	
23		GND	Ground	1
24	CML-O	Rx4n	Receiver Inverted Data Output	1

25	CML-O	Rx4p	Receiver Non-Inverted Data Output	
26		GND	Ground	1
27	LVTTL-O	ModPrsL	Module Present	
28	LVTTL-O	IntL	Interrupt	
29		VccTx	+3.3 V Power Supply transmitter	2
30		Vcc1	+3.3 V Power Supply	2
31	LVTTL-I	LPMODE	Low Power Mode	
32		GND	Ground	1
33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	
34	CML-I	Tx3n	Transmitter Inverted Data Output	
35		GND	Ground	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	
37	CML-I	Tx1n	Transmitter Inverted Data Output	
38		GND	Ground	1

Notes:

1. Module circuit ground is isolated from module chassis ground within the module. GND is the symbol for signal and supply (power) common for QSFP28 modules.
2. The connector pins are each rated for a maximum current of 500mA.



ModSelL Pin

The ModSelL is an input pin. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP28 modules on a single 2-wire interface bus. When the ModSelL is “High”, the module will not respond to any 2-wire interface communication from the host. ModSelL has an internal pull-up in the module.

ResetL Pin

Reset. LPMODE_Reset has an internal pull-up in the module. A low level on the ResetL pin for longer than the minimum pulse length ($t_{\text{Reset_init}}$) initiates a complete module reset, returning all user module settings to their default state. Module Reset Assert Time (t_{init}) starts on the rising edge after the low level on the ResetL pin is released. During the execution of a reset (t_{init}) the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by posting an IntL signal with the Data_Not_Ready bit negated. Note that on power up (including hot insertion) the module will post this completion of reset interrupt without requiring a reset.

LPMODE Pin

PSM4 operate in the low power mode (less than 1.5 W power consumption) This pin active high will decrease power consumption to less than 1W.

ModPrsL Pin


ModPrsL is pulled up to Vcc on the host board and grounded in the module. The ModPrsL is asserted “Low” when the module is inserted and deasserted “High” when the module is physically absent from the host connector.

IntL Pin

IntL is an output pin. When “Low”, it indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt by using the 2-wire serial interface. The IntL pin is an open collector output and must be pulled up to Vcc on the host board.


Power Supply Filtering

The host board should use the power supply filtering shown in below figure:.



Optical Interface Lanes and Assignment

The optical interface port is a male MPO connector. The four fiber positions on the left as shown in Figure 1, with the key up, are used for the optical transmit signals (Channel 1 through 4). The fiber positions on the right are used for the optical receive signals (Channel 4 through 1). The central four fibers are physically present.



Transmit Channels: 1 2 3 4
 Unused positions: x x x x
 Receive Channels: 4 3 2 1

Figure 1. Optical Receptacle and Channel Orientation

Diagnostic Monitoring Interface

Digital diagnostics monitoring function is available on all QSFP28 PSM4. A 2-wire serial interface provides user to contact with module. The structure of the memory is shown in Figure 3. The memory space is arranged into a lower, single page, address space of 128 bytes and multiple upper address space pages. This structure permits timely access to addresses in the lower page, such as Interrupt Flags and Monitors. Less time critical time entries, such as serial ID information and threshold settings, are available with the Page Select function. The interface address used is A0xh and is mainly used for time critical data like interrupt handling in order to enable a one-time-read for all data related to an interrupt situation. After an interrupt, IntL, has been asserted, the host can read out the flag field to determine the affected channel and type of flag.

Parameter	Symbol	Min	Max	Unit	Notes
Temperature monitor absolute error	DMI_Temp	-3	+3	degC	Over operating temp
Supply voltage monitor absolute error	DMI_VCC	-0.1	0.1	V	Full operating range
Channel RX power monitor absolute error	DMI_RX	-3	3	dB	Per channel



Optinet Technology Co., Ltd

Add: 4th Floor Xiufeng Industrial Park, Buji Street, Longgang District, Shenzhen, China 518112

Tel: +86-755-28471034 Fax: +86-755-61824579

www.optinetec.com sales@optinetec.com

Channel Bias current monitor	DMI_ibias	-10%	10%	mA	Per channel
Channel TX power monitor absolute error	DMI_TX	-3	3	dB	Per channel

EEPROM Serial ID Memory Contents:

Data Address (Dec)	Name of Field	Description	Value(Hex)
Base ID Fields			
128	Identifier	QSFP28	0E
129	Extended Identifier	3.5W max. power consumption	CC
130	Connector type	MPO Fiber Connector	0C
131	Transceiver Application supported	Reserved	80
132		0	
133		0	
134		Reserved	0
135		Intermediate distance	20
136		Shortwave laser w/o OFC (SN)	10
137		Single Mode (SM)	01
138		1200 Mbytes/Sec	80
139	Encoding	NRZ	03
140	BR, nominal	Nominal bit rate	67
141	Rate Select	QSFP28 Rate Select Version 1	0
142	Link Length(Standard SM Fiber)	2KM	2
143	Link Length(OM3)	Not supported	0
144	Link Length(OM2)	Not supported	0
145	Link Length(OM1)	Not supported	0
146	Link Length(Cooper)	Not supported	0
147	Device Tech	Uncooled transmitter device;1310nm DFB; No wavelength control; PIN detector; Transmitter not tunable	40
148			
149			
150			

151	Vendor Name	TEC	
152			
153			
154			
155			
156			
157			
158			
159			
160			
161			
162			
163			
164	Electronic or optical interfaces for InfiniBand	4x SDR Speed(2.5Gb/s),DDR Speed(5.0Gb/s),QDR Speed(10Gb/s).	7
165	Vendor OUI	00	00
166		00	00
167		00	00
168	Vendor PN		
169			
170			
171			
172			
173			
174			
175			
176			
177			
178			
179			
180			
181			
182			
183			
184	Vendor Rev	REV.1A	31



Optinet Technology Co., Ltd

Add: 4th Floor Xiufeng Industrial Park, Buji Street, Longgang District, Shenzhen, China 518112


Tel: +86-755-28471034 Fax: +86-755-61824579

www.optinetec.com sales@optinetec.com


185			41
186	Wavelength	1310nm	66
187			58
188	Wavelength Tolerance	±15	0B
189			B8
190	Max Case Temp	Max Case Temp 70°C	46
191	Check Sum	Address 128-190	
Extended ID Fields			
192	Options	Rate Select, TX Disable, TX Fault, LOS, Warning indicators for: Temperature, VCC, RX power, TX Bias	0
193			0
194			0
195			DE
196	Vendor SN	Serial number provided by vendor(ASCII)	
197			
198			
199			
200			
201			
202			
203			
204			
205			
206			
207			
208			
209			
210			
211			
212	Date Code	Programmed with manufacturing date	
213			
214			
215			
216			
217			
218	Lot Number	Programmed with manufacturing lot	
219			

220	Diagnostic Monitoring Type		8
221	Enhanced Options		0
222	Reserved	Reserved	Reserved
223	CC_EXT	Address 192-222	
Vendor Specific ID Fields			
224-255	Vendor Specific EEPROM		

Mechanical Dimensions



Attention: To minimize MPO connection induced reflections, an MPO receptacle with 8-degree angled end-face is utilized for this product. A male MPO connector with 8-degree end-face should be used with this product as illustrated in Figure 5.



Ordering Information

Part Number	Product Description
OP-QSFP28-PSM4	103.1G~112G QSFP28 PSM4 LWDM 10km LC DDM